github_mirrors/vectorscan
3
0
Fork 1
mirror of https://github.com/VectorCamp/vectorscan.git synced 2025-11-16 01:12:15 +03:00
Code Issues Packages Projects Releases Wiki Activity
2,084 Commits 9 Branches 40 Tags
45de972f440a37acd50122ea6e894a10ab4fcbf6
Commit Graph

190 Commits

Author SHA1 Message Date
g. economou
45de972f44 Merge branch 'develop' into wip-cppcheck271-part2 2024-05-17 11:08:09 +03:00
G.E
6c4e027e26 next batch 2024-05-17 10:44:28 +03:00
Konstantinos Margaritis
7f13bc24aa remove unused variables 2024-05-15 17:18:53 +03:00
Konstantinos Margaritis
4bb3f4445f Fix unreadVariable warning 2024-05-15 17:05:50 +03:00
gtsoul-tech
efa376838d explicit constructor Supervector 2024-05-14 13:32:50 +03:00
gtsoul-tech
490c16471b most ptr.get() conversion 2024-05-13 14:24:16 +03:00
gtsoul-tech
b3a9366442 Merge branch 'develop' into test-noExplicitConstructor 2024-05-10 12:46:44 +03:00
gtsoul-tech
a91a610651 noExplicitConstructor 1 more 2024-05-10 10:08:14 +03:00
gtsoul-tech
1986280b41 noExplicitConstructor 2024-05-10 10:07:47 +03:00
Konstantinos Margaritis
edd9b9e4e1 Merge pull request #264 from gtsoul-tech/bugFix/cppcheck-constVariablePointer 
Cppcheck constVariablePointer error
 2024-05-08 10:28:24 +03:00
Konstantinos Margaritis
851de33405 Merge pull request #263 from gtsoul-tech/bug/cppcheck-61 
Cppcheck knownConditionTrueFalse error
 2024-05-02 16:50:16 +03:00
gtsoul-tech
2903681129 constVariablePointer 2024-05-02 14:30:18 +03:00
gtsoul-tech
51ce67be3d knownConditionTrueFalse fixes previously fp 2024-05-02 10:13:55 +03:00
g. economou
583e1d576a Merge branch 'develop' into wip-isildur-g-cppcheck-47-48-58 2024-05-01 10:59:59 +03:00
G.E
98243a6a08 addressing 47 [constParameterReference],48 [constVariableReference],58 
[constVariable]
 2024-05-01 10:54:15 +03:00
Konstantinos Margaritis
46aba61156 Merge pull request #239 from ypicchi-arm/feature/add-sheng-unit-tests 
Feature/add sheng unit tests
 2024-05-01 00:07:14 +03:00
Yoan Picchi
d0325401f2 Add sheng tests 
Signed-off-by: Yoan Picchi <yoan.picchi@arm.com>
 2024-04-30 14:34:14 +00:00
gtsoul-tech
c38a44fd2f unreadVariable 2024-04-30 13:36:39 +03:00
gtsoul-tech
e22fe382ea new variableScope 2024-04-29 15:09:55 +03:00
gtsoul-tech
9df8527e91 variableScope 2024-04-29 13:13:07 +03:00
gtsoul-tech
3ced2f7ebf shiftTooManyBitsSigned 2024-04-24 11:13:28 +03:00
gtsoul-tech
ba3603b285 uninitvar 2024-04-24 11:13:02 +03:00
gtsoul-tech
ca340c141e invalidPrintfArgType_sint 2024-04-24 11:07:23 +03:00
Konstantinos Margaritis
1fb601f3a9 fix SIMDe emulation builds on Arm, add native translation from x86 for comparison 2023-11-27 12:21:58 +00:00
Konstantinos Margaritis
de7a376c9f fix test for SIMDe 2023-11-23 16:07:58 +00:00
Konstantinos Margaritis
bbeec16894 use the right type of cast 2023-10-04 23:35:10 +03:00
Konstantinos Margaritis
ba81576d28 clang 16 as well 2023-10-04 22:07:34 +03:00
Konstantinos Margaritis
4ae1aebc1b use the conditional in the right way 2023-10-04 20:35:58 +03:00
Konstantinos Margaritis
bfe1aa52f1 add conditional for __clang__ 2023-10-04 20:28:35 +03:00
Konstantinos Margaritis
b5d87d3877 clang 15 (but not 16) fails on ppc64le with -Wdeprecate-lax-vec-conv-all 2023-10-04 20:09:45 +03:00
Konstantinos Margaritis
71374eea1d Reduce unit test runtimes dramatically for debug builds 2023-10-04 19:21:30 +03:00
Hong, Yang A
06975070ae bugfix: add vbmi case for test in database.cpp 2023-09-05 13:52:10 +03:00
Hong, Yang A
9a42397dc9 update year 2022 2023-09-05 13:49:52 +03:00
Hong, Yang A
e510f1c776 UTF-8 validation: fix one cotec check corner issue 
fix github issue #362
 2023-09-05 13:49:41 +03:00
Konstantinos Margaritis
bdc3947746 [VSX] correct lshiftbyte_m128/rshiftbyte_m128, variable_byte_shift 2022-09-06 23:59:51 +03:00
Konstantinos Margaritis
c0436e7cad Add missing <memory> header 2022-08-30 20:40:23 +03:00
Danila Kutenin
1e09891b2b Fix avx512 movemask call 2022-07-20 09:03:50 +01:00
Danila Kutenin
eb7b0bb50c Optimize vectorscan for aarch64 by using shrn instruction 
This optimization is based on the thread
https://twitter.com/Danlark1/status/1539344279268691970 and uses
shift right and narrow by 4 instruction https://developer.arm.com/documentation/ddi0596/2020-12/SIMD-FP-Instructions/SHRN--SHRN2--Shift-Right-Narrow--immediate--

To achieve that, I needed to redesign a little movemask into comparemask
and have an additional step towards mask iteration. Our benchmarks
showed 10-15% improvement on average for long matches.
 2022-06-26 22:55:45 +00:00
Danila Kutenin
a526f6bb6b Fix all ASAN issues in vectorscan 2022-02-18 17:14:51 +00:00
Konstantinos Margaritis
1609e7a56e clang is more strict 2021-12-02 23:09:53 +02:00
Konstantinos Margaritis
77f9b7edf9 nit 2021-11-25 06:21:07 +00:00
Apostolos Tapsas
e655d76a01 *fix palignr implementation for VSX Release mode 
*add unit test for palignr
*enable unit test building for Release mode
 2021-11-24 15:03:49 +00:00
Apostolos Tapsas
aac39f3208 vermicelli and match implementations for ppc64el added 2021-11-13 19:36:46 +00:00
apostolos
2136580d50 resolving conficts after merging 2021-11-13 18:58:22 +02:00
apostolos
6440d18b48 SuperVector opandnot test enriched 2021-11-10 15:12:25 +02:00
apostolos
537d81a27e test for load m128 from u64a function added 2021-11-10 09:01:28 +02:00
Konstantinos Margaritis
694e2faf7f remove vermicelli.h and replace it with vermicelli.hpp 2021-11-02 22:30:53 +02:00
Konstantinos Margaritis
0d886f7800 add new include file 2021-11-01 16:28:50 +00:00
Konstantinos Margaritis
5e59b36634 add arm vector types in union, avoid -flax-conversions, fix castings 2021-11-01 16:52:17 +02:00
apostolos
3a4d8afb48 prints commants and formating fixes 2021-11-01 10:09:15 +02:00