mirror of
https://github.com/VectorCamp/vectorscan.git
synced 2025-10-10 16:22:22 +03:00
masked version of dverm
This commit is contained in:
@@ -1,5 +1,5 @@
|
||||
/*
|
||||
* Copyright (c) 2015, Intel Corporation
|
||||
* Copyright (c) 2015-2016, Intel Corporation
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions are met:
|
||||
@@ -87,7 +87,10 @@ enum AccelType {
|
||||
ACCEL_MSTRUFFLE,
|
||||
ACCEL_MSGTRUFFLE,
|
||||
ACCEL_MDSTRUFFLE,
|
||||
ACCEL_MDSGTRUFFLE
|
||||
ACCEL_MDSGTRUFFLE,
|
||||
/* masked dverm */
|
||||
ACCEL_DVERM_MASKED,
|
||||
|
||||
};
|
||||
|
||||
/** \brief Structure for accel framework. */
|
||||
@@ -107,6 +110,8 @@ union AccelAux {
|
||||
u8 offset;
|
||||
u8 c1; // uppercase if nocase
|
||||
u8 c2; // uppercase if nocase
|
||||
u8 m1; // masked variant
|
||||
u8 m2; // masked variant
|
||||
} dverm;
|
||||
struct {
|
||||
u8 accel_type;
|
||||
|
Reference in New Issue
Block a user