github_mirrors/vectorscan
3
0
Fork 1
mirror of https://github.com/VectorCamp/vectorscan.git synced 2025-09-29 19:24:25 +03:00
Code Issues Packages Projects Releases Wiki Activity

fix IA32 build, as we need minimum SSSE3 support for compilation to succeed

Browse Source
This commit is contained in:
Konstantinos Margaritis
2020-12-30 19:57:44 +02:00
parent 124455a4a8
commit 752a42419b
6 changed files with 24 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/util/arch/x86/simd_utils.h
View File

@@ -44,7 +44,7 @@
static really_inline m128 ones128(void) {
#if defined(__GNUC__) || defined(__INTEL_COMPILER)
/* gcc gets this right */
return _mm_set1_epi8(0xFF);
return (m128) _mm_set1_epi8(0xFF);
#else
/* trick from Intel's optimization guide to generate all-ones.
* ICC converts this to the single cmpeq instruction */
@@ -53,12 +53,12 @@ static really_inline m128 ones128(void) {
}
static really_inline m128 zeroes128(void) {
return _mm_setzero_si128();
return (m128) _mm_setzero_si128();
}
/** \brief Bitwise not for m128*/
static really_inline m128 not128(m128 a) {
return _mm_xor_si128(a, ones128());
return (m128) _mm_xor_si128(a, ones128());
}
/** \brief Return 1 if a and b are different otherwise 0 */
@@ -125,7 +125,13 @@ static really_inline u32 movd(const m128 in) {
}
static really_inline u64a movq(const m128 in) {
#if defined(ARCH_X86_64)
return _mm_cvtsi128_si64(in);
#else // 32-bit - this is horrific
u32 lo = movd(in);
u32 hi = movd(_mm_srli_epi64(in, 32));
return (u64a)hi << 32 | lo;
#endif
}
/* another form of movq */