mirror of
https://github.com/VectorCamp/vectorscan.git
synced 2025-06-28 16:41:01 +03:00
don't demand 32/64-byte alignment if there is no 256/512-bit SIMD engine
This commit is contained in:
parent
b6e3c66015
commit
719e1c9be6
@ -648,9 +648,19 @@ TYPED_TEST(SimdUtilsTest, lshift64) {
|
|||||||
|
|
||||||
TEST(SimdUtilsTest, alignment) {
|
TEST(SimdUtilsTest, alignment) {
|
||||||
ASSERT_EQ(16, alignof(m128));
|
ASSERT_EQ(16, alignof(m128));
|
||||||
|
#if defined(HAVE_SIMD_256_BITS)
|
||||||
ASSERT_EQ(32, alignof(m256));
|
ASSERT_EQ(32, alignof(m256));
|
||||||
|
#else
|
||||||
|
ASSERT_EQ(16, alignof(m256));
|
||||||
|
#endif
|
||||||
ASSERT_EQ(16, alignof(m384));
|
ASSERT_EQ(16, alignof(m384));
|
||||||
|
#if defined(HAVE_SIMD_512_BITS)
|
||||||
ASSERT_EQ(64, alignof(m512));
|
ASSERT_EQ(64, alignof(m512));
|
||||||
|
#elif defined(HAVE_SIMD_256_BITS)
|
||||||
|
ASSERT_EQ(32, alignof(m512));
|
||||||
|
#else
|
||||||
|
ASSERT_EQ(16, alignof(m512));
|
||||||
|
#endif
|
||||||
}
|
}
|
||||||
|
|
||||||
TEST(SimdUtilsTest, movq) {
|
TEST(SimdUtilsTest, movq) {
|
||||||
|
Loading…
x
Reference in New Issue
Block a user