github_mirrors/vectorscan
3
0
Fork 1
mirror of https://github.com/VectorCamp/vectorscan.git synced 2025-06-28 16:41:01 +03:00
Code Issues Packages Projects Releases Wiki Activity

Revert "don't demand 32/64-byte alignment if there is no 256/512-bit SIMD engine"

Browse Source 
This reverts commit 719e1c9be6fd6fd316889ac7625253d0ad9c5fd5.
This commit is contained in:
Konstantinos Margaritis 2024-01-19 17:41:40 +02:00
parent 1a4e878abe
commit 528a165c20
1 changed files with 0 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
unit/internal/simd_utils.cpp
View File

@ -648,19 +648,9 @@ TYPED_TEST(SimdUtilsTest, lshift64) {
TEST(SimdUtilsTest, alignment) { TEST(SimdUtilsTest, alignment) {
ASSERT_EQ(16, alignof(m128)); ASSERT_EQ(16, alignof(m128));
#if defined(HAVE_SIMD_256_BITS)
ASSERT_EQ(32, alignof(m256)); ASSERT_EQ(32, alignof(m256));
#else
ASSERT_EQ(16, alignof(m256));
#endif
ASSERT_EQ(16, alignof(m384)); ASSERT_EQ(16, alignof(m384));
#if defined(HAVE_SIMD_512_BITS)
ASSERT_EQ(64, alignof(m512)); ASSERT_EQ(64, alignof(m512));
#elif defined(HAVE_SIMD_256_BITS)
ASSERT_EQ(32, alignof(m512));
#else
ASSERT_EQ(16, alignof(m512));
#endif
} }
TEST(SimdUtilsTest, movq) { TEST(SimdUtilsTest, movq) {